Modeling restricted omplementation of data flow architecture in the structure of the superscalar processor core
Loutskii H. M., Dolgolenko O. M., Aksyonenko S. V., Storozhuk V. O.
The results of the study features a restricted implementation of a data flow architecture (RDF), in the structure of the superscalar processor core modeled circuit solutions related to the implementation RDF, the quantity of rows in each of three stations of reservation of the studied core is specified.