post_parent): $temp_content = $post->post_content; $temp_content = explode("

",$temp_content); $temp_content = $temp_content[1]; $temp_content = explode("

",$temp_content); $temp_content = $temp_content[0]; $temp_content = strip_tags($temp_content); $temp_content = trim($temp_content); $authors = explode(",",$temp_content); ?> post_title));?>"> $value): ?> "> "> "> post_content); while ($parser->parse()) { if (($parser->iNodeName=="a")&&(substr_count($parser->iNodeAttributes['href'],".pdf")>0)): ?>

Sergiyenko A., Klimenko I., Sergiyenko P.

 An approach to the reconfigurable computer design based on FPGAs is proposed. It is based on mapping the synchronous dataflow graphs into the many-core processor system in which the reconfiguration means the dataflow switshing. A soft core of the 16-bit RISC microprocessor is designed for this system, which has small hardware volume and configurable instruction set.

Download (pdf)