Synthesis of periodic structures for algorithms with control operators

Sergienko A.M.

A method of mapping of Boolean SDF graph into pipelined datapath which is described by VHDL program. A synthesis example of the complex number magnitude calculator illustrates the method. This calculator is configured in FPGA and provides both high throughput and small hardware volume.

Full text (pdf)