Implementation of square root in FPGA

Sergiyenko A.M., Sergiyenko P.A.

A modified square root algorithm is proposed. In the algorithm the first iterations are calculated by the table functions, that minimizes both hardware volume and speed of calculations. The algorithm is implemented in the parametrized Web application, which generates the VHDL entities for FPGA projects.

Full text (pdf)