Implementation of Reed-Solomon decoder on FPGA

Lepehа V.L., Lesik T.M., Franco R.A.

Questions of the Reed-Solomon decoder implementation taking into account the FPGA architecture properties are considered. The designed high-speed Reed-Solomon decoder can be utilized in telecommunications and data storing arrays.


Full text (pdf)